Abstract-The generation of significant power droop (PD) during at-speed test performed by Logic Built-In Self Test (LBIST) is a serious concern for modern ICs. In fact, the PD originated during test may delay signal transitions of the circuit under test (CUT): an effect that may be erroneously recognized as delay faults, with consequent erroneous generation of test fails and increase in yield loss. In this paper, we propose a novel scalable approach to reduce the PD during at-speed test of sequential circuits with scan-based LBIST using the launch-oncapture scheme. This is achieved by reducing the activity factor of the CUT, by proper modification of the test vectors generated by the LBIST of sequential ICs. Our scalable solution allows us to reduce PD to a value similar to that occurring during the CUT in field operation, without increasing the number of test vectors required to achieve a target fault coverage (FC). We present a hardware implementation of our approach that requires limited area overhead. Finally, we show that, compared with recent alternative solutions providing a similar PD reduction, our approach enables a significant reduction of the number of test vectors (by more than 50%), thus the test time, to achieve a target FC.
I. INTRODUCTION
T HE aggressive scaling of microelectronic technology is enabling the fabrication of increasingly complex ICs. Together with several benefits (improved performance, decreased cost per function, etc.), this poses serious challenges in terms of test and reliability [1] - [7] . In particular, during at-speed test of high-performance microprocessors, the IC activity factor (AF) induced by the applied test vectors is significantly higher than that experienced during in field operation [5] , [8] , [9] , [11] , [13] - [15] . Consequently, excessive power droop (PD) may be generated, which will slow down the circuit under test (CUT) signal transitions. This phenomenon is likely to be erroneously recognized as due to delay faults. M. Omaña, F. Fuzzi, and C. Metra are with the University of Bologna, Bologna 40133, Italy (e-mail: martin.omana@unibo.it; filippo.fuzzi@studio.unibo.it; cecilia.metra@unibo.it).
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As a result, a false test fail will be generated, with consequent increase in yield loss [9] , [13] , [16] . At-speed test of logic blocks is nowadays frequently performed using Logic BIST (LBIST) [2] , [8] - [10] , which can take the form of either combinational LBIST or scan-based LBIST, depending on whether the CUT is a combinational circuit or a sequential one with scan [8] , [12] . In case of scan-based LBIST, two basic capture-clocking schemes exist [8] , [12] : 1) the launch-on-shift (LOS) scheme and 2) the launch-on-capture (LOC) scheme. In LOS schemes, test vectors are applied to the CUT at the last clock (CK) of the shift phase, and the CUT response is sampled on the scan chains at the following capture CK. In the LOC scheme, instead, test vectors are first loaded into the scan-chains during the shift phase; then, in a following capture phase, they are first applied to the CUT at a launch CK, and the CUT response is captured on the scan chains in a following capture CK [8] .
In this paper, we consider the case of sequential CUTs with scan-based LBIST adopting an LOC scheme, which is frequently adopted for high-performance microprocessors. They suffer from the PD problems discussed above, especially during the capture phase, due to the high AF of the CUT induced by the applied test patterns.
Solutions allowing designers to reduce PD during the capture phase in scan-based LBIST are therefore needed. While several approaches have been proposed to reduce PD for combinational LBIST (see [8] , [11] , [13] ), only a few solutions exist for scan-based LBIST [2] , [9] , [17] - [21] .
In [2] , PD is reduced by a multicycle BIST scheme with partial observation. This approach does not impact on fault coverage (FC) (actually, it presents a slight FC increase of 5% compared with conventional scan-based-LBIST), but enables reduction of PD by 33% only, compared with conventional scan-based-LBIST.
In [9] , PD can be reduced by more than 50% by alternately disabling groups of scan chains during test. However, this approach implies an increase of more than 90% in the number of test vectors required to achieve a target FC, with consequent increase in test time (TT), compared with conventional scanbased LBIST.
In [21] , a test pattern generator with a preselected toggling level is presented. It enables more than 50% reduction in the AF of the scan chains by preselecting the number of shift cycles during which the scan chains are loaded with constant logic values. However, it requires more than 60% increase in the number of test vectors (thus TT) to achieve the same FC as with conventional scan-based LBIST.
The solution in [17] and [18] relies on inserting an additional phase, namely a burst phase, between each shift and capture phase. Such a burst phase aims at increasing the current drawn from the power supply, up to a value similar to that absorbed by the CUT during capture phases. This way, the inductive component of PD occurs during the burst phase, and vanishes before the following capture phase. This solution causes an increase in both the total power consumed during test and TT.
Omaña et al. [19] , [20] recently proposed alternative approaches to reduce PD during scan-based LBIST, for the LOS scheme. They enable reduction of PD (up to 50% in [19] , and up to 87% in [20] ) by increasing the correlation between adjacent bits of the scan chains. However, these approaches do not increase the correlation between test vectors applied at the following capture cycles, so that they are not effective in reducing PD during scan-based LBIST adopting the LOC scheme.
In this paper, we propose a novel, scalable approach to reduce PD during capture phases of scan-based LBIST, thus reducing the probability to generate false test fails during test. Similar to the solutions in [8] and [11] , our approach reduces the AF of the CUT compared with conventional scan-based LBIST, by properly modifying the test vectors generated by the Linear Feedback Shift Register (LFSR). Our approach is somehow similar to reseeding techniques (e.g., that in [22] ), to the extent that the sequence of test vectors is properly modified in order to fulfill a given requirement that, however, is not to increase FC (as it is usually the case for reseeding), but to reduce PD. The basic idea behind our approach (in its nonscalable version) was introduced in [23] .
In our proposed scalable approach, one (or more) test vector(s) to be applied to the CUT according to conventional scanbased LBIST is (are) replaced by new, proper test vector(s), hereinafter referred to as substitute test (ST) vector(s). The ST vector(s) is (are) generated based on the test vectors to be applied at previous and future capture phases in order to reduce the maximum number of transitions between any two following test vectors. This way, the CUT AF and PD are reduced compared with the original test sequence [11] . We consider the presence of a phase shifter (PS), which is usually adopted in scan-based LBIST to reduce the correlation among the test vectors applied to adjacent scan-chains [10] . As shown in [2] , all test vectors to be applied at previous and future capture phases to any scan-chain are usually given at proper outputs of the PS, or the PS can be easily modified to provide them. In our approach, this property is exploited to enable its low-cost hardware implementation. However, our approach can also be adopted if the PS does not provide the previous and future test vectors for all scan-chains or if the scan-based LBIST does not present a PS. Indeed, as shown in Section IV, the previous and future test vectors of scan-chains can be obtained as a linear combination of proper LFSR outputs.
Our approach is scalable in the achievable PD reduction. Therefore, test engineers could choose the proper AF in order to avoid the following: 1) faulty chips being tested as good (due to an induced too low AF, lower than that experienced during normal operation); 2) good chips being tested as faulty (due to an induced excessive AF, higher than that experienced during normal operation). PD scalability is obtained by scaling the number of ST vectors to be applied between original test vectors. We will prove that our approach can reduce the maximum AF between the following capture phases from 50% (one ST vector only) to 89% (10 ST vectors) compared with conventional scanbased LBIST. This is achieved without increasing the number of test vectors (thus TT) over conventional scan-based LBIST, for a given target FC. Moreover, our approach requires a very limited area overhead (AO) compared with conventional scan-based LBIST, which ranges from approximately 1.5% (1 ST vector) to approximately 14% (10 ST vectors). In addition, our solution requires substantially less test vectors (thus TT) to achieve a target FC compared with the alternative solutions in [9] and [21] .
The remainder of this paper is organized as follows. In Section II, we describe the considered conventional scanbased LBIST. In Section III, we introduce our approach for PD reduction during capture phases. In Section IV, we show a possible hardware implementation of our approach. In Section V, we evaluate the cost of our approach and compare it with conventional scan-based LBIST and to the solutions in [9] and [21] . Finally, some conclusions are drawn in Section VI.
II. CONSIDERED SCENARIO
We consider the conventional scan-based LBIST (Conv-LBIST) architecture shown in Fig. 1 [8] , [10] - [12] , [14] . The state flip-flops (FFs) of the CUT are scan FFs, arranged into many scan chains (s scan chains in Fig. 1 ).
The pseudorandom pattern generator is implemented by an LFSR [10] , [12] , [14] . The PS, which reduces the correlation among the test vectors applied to adjacent scan-chains [10] , is composed of an XOR network expanding the number of outputs of the LFSR to match the number of scan chains s [10] . As discussed more in detail in Section IV, the PS gives to its output the current LFSR output configuration, together with future/past configurations at each shift CK. The Space Compactor compacts the outputs of the s scan chains to match the number of inputs of the Multiple-Input Signature Register (MISR). The MISR, the test response analyzer, and the BIST Controller are the same as in combinational scan-based LBIST [8] , [12] .
As for the scan FFs, our approach requires that, during shift phases, they maintain the last test vector applied to the CUT at their outputs. This is guaranteed by the scan-FF in [24] , which is frequently employed in microprocessors [24] , and considered here as a significant example. However, this can also be achieved with other different scan FFs. The internal structure of this FF is shown in Fig. 2 . It consists of two subblocks, namely, the scan portion and the system portion, each consisting of a master-slave FF composed of two latches (Latches LA and LB for the scan portion, and latches PH2 and PH1 for the system portion) [24] . The latches have two clocks, and sample one out of two input data lines, depending on which clock is active [24] .
The clocking scheme adopted to implement an LOC strategy is also reported in Fig. 2 . It consists of a shift phase [scan enable (SE = 1)] and a capture phase (SE = 0). During the shift phase, a new test vector is loaded in the scan chains after n shift CKs, where n is the number of scan FFs of the longest scan chain. At each shift CK, a new bit of the test vector present at the scan_in of latch LA is shifted to the scan_out of latch LB. We refer hereinafter to T m i as the part of the test vector that is loaded in the mth scan chain (m = 1 . . . s) and is applied to the CUT at the i th capture phase. During the capture phase, a pulse is first applied on the Update clock (launch CK) to load the test vector (loaded on LB latches at the previous shift phase) on the PH1 latches. Thus, after the pulse on Update, the test vector T m i (m = 1 . . . s) is applied to the CUT. Then, a pulse is applied on CK (capture CK) to sample the CUT response on PH1 latches. Then, the CUT response is copied to the latches LA (to enable shifting it out at the following shift phase) by applying a pulse on the Capture clock ( III. PROPOSED SCALABLE APPROACH As we introduced in Section I, the goal of our approach is to reduce the PD that may generate false test fails during atspeed test with scan-based LBIST. Such a PD occurs after the application of a new test vector to the CUT. This occurs at the launch CK (Update pulse in Fig. 2 ) within capture phases. The generated PD is proportional to the CUT AF induced by the application of a new test vector, which in turn depends on the AF of the scan FFs' outputs [8] . For the considered scan FFs (Fig. 2) , such an AF depends on the number of FFs' outputs switching when the new test vector is applied. Therefore, the target of our approach is to reduce the number of FFs' outputs transitions occurring after the application of a new test vector to the CUT.
In order to derive a mathematical description of our proposed solution, we make the following simplifying assumptions for Conv-LBIST.
1) All scan chains have the same number of scan FFs.
2) The maximum AF between two following test vectors T m i
and T m i+1 is the same for all scan chains (m = 1 . . . s). However, by logic-level simulations performed by the Synopsys Design Compiler tool, we have verified that our approach can achieve the same AF reduction also if such simplifying hypotheses are not satisfied.
A. Approach With 1 Substitute Test Vector
replaces the original test vector T m i to be applied to the CUT at the i th capture phase according to Conv-LBIST (Fig. 3) . It will be shown that this enables a 50% AF reduction compared with Conv-LBIST.
In our approach, the ST vector ST m i to be charged in the Scan-Chain (SC) m and applied to the CUT at the i th capture phase is constructed based on the structure of test vectors T m i−1 and T m i+1 to be applied at the (i −1)th and (i +1)th capture phases. Assuming the presence of a generic PS, our solution exploits the fact that, during the shift phase preceding the i th capture phase, test vectors T m i−1 and T m i+1 are given at proper outputs of the PS. Should some test vectors not be produced at the PS outputs, the PS could be easily modified to generate them. The bit R can simply come from one of the outputs of the LFSR, as suggested in [8] .
Denoting by ST
Starting from the (i − 1)th capture phase (Fig. 3) , the new test vector sequence in each scan chain m will be as follows:
of Conv-LBIST. In this regard, it is to be noted that the considered scanFFs (Fig. 2) update their outputs only at capture phases, while maintaining them constant during the shift phases. Therefore, the AF between successive test vectors will determine the AF of the CUT at each capture cycle.
The presence of a random bit R in ST 
to preserve the randomness of the original sequence [8] . Therefore, as shown in Section V, the number of test vectors required to achieve a target FC does not increase compared with the application of the original test sequence.
The maximum AF between the following test vectors loaded in each SC in Conv-LBIST (AF sc con ) is reduced to a half (AF sc con /2) by our approach. Consequently, denoting by AF tot 1ST the maximum AF between any two successive test vectors applied to the CUT at successive capture phases, for our approach with 1 ST vector, it is
where AF tot con is the max AF obtained with Conv-LBIST.
B. Approach With N Substitute Test Vectors
In order to reduce further the AF during capture phases of scan-based LBIST, a higher number ST m i ( j ) is determined as follows: to preserve the randomness of the original sequence in these bit positions [8] . As a result, as shown in Section V, the number of test vectors required by our approach to achieve a target FC is approximately the same as that in Conv-LBIST, even for the case of N = 10 ST vectors.
As represented in Fig. 5 , we interleave the insertion of the N ST vectors, so that they are applied at different capture phases for the different SCs. Thus, between any two successive capture phases, the same ST vector is loaded in (N − 1)-out-of -(N + 1) scan chains, which consequently exhibit AF sc = 0. Instead, 2-out-of-(N +1) scan chains present a transition between an original test vector and an ST vector, thus presenting an AF sc = AF sc con /2. If the number of scan chains s is a multiple of N + 1, the total AF between any two following test vectors is:
where, as before, AF tot con = sAF sc con . We have verified that, even if s is not a multiple of N + 1, and s N (e.g., s > 10N), that is if the number of SCs s is much higher than the number of ST vectors N, (1) gives a good approximation of the AF tot NST . From (1) we can also derive that, with our approach, it is AF tot = AF tot con /3 for N = 2, AF tot = AF tot con /4 for N = 3, AF tot = AF tot con /5 for N = 4, and so on. As will be shown later, such reductions are achieved at no increase in the number of test vector (TVs) needed to reach a target FC, and with a limited cost in terms of AO.
IV. POSSIBLE IMPLEMENTATION
To implement our approach, we assume the presence of a PS feeding the scan-chains of the CUT (Fig. 1) . However, should a phase shifter not be present within the considered scheme, our approach can be implemented by adding an equivalent structure at the LFSR outputs.
A. Case of 1 Substitute Test Vector
Denoting by O m (m = 1 . . . s) the PS output feeding the scan chain m, the logic value T m i ( j ) in the j th position of the i th test vector of the scan chain m is given by
where ξ = n(i − 1) + j is the total number of shift CKs from the beginning of the test. This way, the logic values loaded in the j th position of SC m in the shift phases before the (i − 1)th, the i th, and the (i + 1)th capture phases will be equal to the logic value present at the output O m of the PS, after ξ − n, ξ , and ξ + n shift CKs, respectively, counted from the beginning of the test. Thus, for each SC m and capture phase i , we can express the logic values present in the j th position of the previous and the next test vectors (
Since the PS gives to its outputs many past/future values of each output O m , we can determine the values of O m (ξ − n) and O m (ξ + n) from the current value present at two proper PS outputs. Therefore, there exist two PS outputs O k and O p ,
We exploit the relations in (2) and (3) to derive a lowcost hardware implementation of our approach. As described Particularly, the signal int1 is generated in such a way that it switches from 0 to 1 (and vice versa) at the following capture phases. Fig. 6(b) depicts an example of int1 generation, where FF1 and FF2 denote D FFs. Initially, FF1 is set to 1 and FF2 is set to 0 (int1 = 0). Both FF1 and FF2 are clocked by the SE signal. Thus, at each SE rising edge, int1 switches from 0 to 1 alternately.
The XOR gate compares the logic value at the PS output
with the logic value at the PS output
should be a random value R. Finally, as described in [8] , the bit R can be simply generated from any output of the LFSR. Since in our scheme we considered the same R value for the whole shift phase, we can simply generate R by sampling any output of the LFSR at the beginning of each shift phase. Fig. 6(c) shows a possible scheme to generate the bit R. One LFSR output feeds an FF (FF3), which is clocked by the int1 signal. At each rising edge of int1, FF3 samples on R a new value present at the considered LFSR output, and it keeps it till the following int1 rising edge. This way, the same R value is used during a whole shift phase. This strategy to generate R results in a highly unbalanced number of 0s or 1s in each ST vector, 
For simplicity, we suppose that the longest scan chain is composed of n = 3 scan FFs, so that each shift phase requires 3 CK cycles.
The PS has been designed in order to provide the following at every shift CK ξ : 1) the current state of the LFSR [i.e., x 1 (ξ) . . .
2) the state of the LFSR at 3 shift CKs before the current state [i.e.,
3) the state of the LFSR at 3 shift CKs after the current state of the LFSR [i.e., are not directly present on other outputs of the PS. However, as shown in Table I , they can be obtained as a linear combination of the current PS outputs. This mandates an extra AO (due to the required extra XORs), which is, however, negligible in realistic designs with a large number of PS outputs. 
B. Case of N Substitute Test Vectors
and O m (ξ + n) by using proper PS outputs. Should such outputs not be available, they can be generated by properly modifying the PS. 
V. COMPARISON
We compare our approach with Conv-LBIST [12] and the solutions in [9] and [21] . We consider the PD reduction and the number of test vectors required to achieve a target FC as metrics for comparison. We consider the FC for stuck-at faults as in [9] , and we evaluate the AO required by our approach over Conv-LBIST. Our approach has been validated by logiclevel simulations, as the alternative solutions in [9] and [21] that we consider for comparison purposes.
A. Comparison With Conv-Scan-Based LBIST
As for the effectiveness in reducing PD during scan-based LBIST, we have evaluated the maximum AF between any two following test vectors (to be applied at following capture phases), which is proportional to the CUT AF, thus also to its PD. Our approach has been implemented with up to 10 ST vectors. For each CUT, we have considered the maximum stuck-at FC achievable with Conv-LBIST as target stuck-at FC. The number of test vectors required to achieve such an FC has been evaluated by means of the Synopsys TetraMAX tool. Finally, the AO required by our approach over Conv-LBIST has been evaluated by the Synopsys Design Compiler tool. It should be noted that our approach requires no hardware modification of the considered scan FFs.
For comparison purposes, our approach has been applied to the largest four ISCAS'89 benchmarks considered in [9] (s38584, s38417, s13207, and s15850). For all circuits, we have used a 20-bit LFSR, with characteristic polynomial p(x) = x 20 + x 17 + 1 [25] . As for the PS, it has been implemented in order to minimize AO, according to the rules in [10] . Fig. 8(a)-(d) shows the AF of Conv-LBIST for the four considered benchmarks, as well as the AF and AO of our approach, as a function of the number of ST vectors. We can see that, for all benchmarks, our approach allows us to reduce noticeably the AF, thus also PD, with respect to Conv-LBIST. In this regard, it is worth noticing that the AF achieved by our solution reduces quickly as the number of ST increases for a small number of ST vectors (i.e., from 1ST to 5 ST), while it tends to saturate for more than 6 ST vectors. Particularly, with respect to the AF of Conv-LBIST, the AF achievable by our approach becomes approximately 50% with 1 ST vector, 33% with 2 ST vectors, 25% with 3 ST vectors, and 9% with 10 ST vectors. Fig. 8(a) -(d) also reports the relative AF reduction allowed by our approach over Conv-LBIST [ AF = 100 * (AF OUR − AF Conv−LBIST )/AF Conv−LBIST ] as a function of the number of ST vectors. We can observe that, for a number of ST vectors higher than 4, our approach enables an AF reduction higher than 80%. Moreover, we can note that, for all benchmarks, the AO of our approach over Conv-LBIST increases linearly with the number of ST vectors. A minimum of approximately 1.5% AO is achieved with 1 ST for the s38584 benchmark, and a maximum of approximately 14% AO is reached with 10 ST vectors for the s13207 benchmark. Table II reports, for each benchmark, the number of test vectors (#TV) required by Conv-LBIST and by our solution to achieve the target FC. It also reports the relative variation in the #TV required by our approach over Conv-LBIST [ #TV = 100 * (#TV OUR − #TV Conv−LBIST )/#TV Conv−LBIST ].
We can observe that, for all benchmarks, the #TV required by our solution with up to 10 ST vectors is very similar to that of the Conv-LBIST for the same FC. Therefore, our solution allows us to reduce considerably the AF (thus PD) compared with Conv-LBIST, with no increase in the number of test vectors (thus TT) required to achieve a target FC and with limited increase in AO.
B. Comparison to Alternative Solutions
We compare our solution with the alternative techniques in [9] and [21] . For all solutions, we have evaluated the following: [21] 1) the AF between following test vectors (which, as clarified before, determines the CUT AF, thus the PD, at each capture phase); 2) the number of test vectors (#TV) required to achieve the stuck-at FC reported in [9] , here assumed as target FC for comparison purposes. They have been evaluated for the four benchmarks considered in the previous section. These are the benchmarks considered also in [9] , to which we have also applied the approach in [21] for comparison purposes. It should be noted that the benchmarks in [21] have not been considered, since they are not available in the open literature.
The solution in [9] is implemented considering the scanchains divided in groups of n = 2 scan-chains [9] , which enables a 50% AF reduction with respect to Conv-LBIST, thus allowing us to achieve an AF similar to that obtained with our approach with 1 ST vector.
As for the solution in [21] , we have implemented it considering the case of an AF reduction of 50% with respect to Conv-LBIST (i.e., a value of WTM = 25% in [21] ), which is similar to that obtained with our approach with 1 ST vector.
The comparison results are reported in Table III . The AF and #TV relative variations are calculated as:
= 100 * (OUR - [9, 21] )/ [9, 21] . From Table III we can observe that the approaches in [9] and [21] require a significantly higher number of test vectors (more than twice in most cases) than that required by our solution to achieve the same target FC. In addition, our solution allows us to achieve a lower maximum AF.
VI. CONCLUSION
We have presented a novel approach to reduce PD during atspeed test of sequential circuits with scan-based LBIST using the LOC scheme. The proposed solution enables designers to reduce the probability that the delay induced by PD exhibited during at-speed test is erroneously interpreted as a delay fault, with consequent generation of a false test fail. This is achieved by reducing the AF of the CUT compared with conventional scan-based LBIST, by proper modification of the test vectors generated by the LFSR.
We have shown that, compared with conventional scanbased LBIST, our approach allows us to achieve a scalable PD reduction (ranging from 50% to 89%), with no drawback on the required number of test vectors to achieve a target FC and with limited costs in terms of AO (ranging from 1.5% to 14%). We have also shown that, compared with the solutions in [9] and [21] , our solution allows us to reduce significantly (more than 50%) the number of test vectors (thus TT) to achieve the same target FC.
